Path:OKDatasheet > Dane Semiconductor > Data Delay Devices Datasheet > DDU66C-50B2
DDU66C-50B2 spec: Total delay 50 +/-3 ns,5-TAP, HCMOS-interfaced fixed delay line
Podobne DDU66C-50B2
- DDU66C-10
- Total delay 10 +/-2 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100
- Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100A2
- Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100B2
- Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100D1
- Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100D4
- Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100MD1
- Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line
- DDU66C-100ME7
- "Total delay 100 +/-5 ns,5-TAP, HCMOS-interfaced fixed delay line"
DDU66C-50B2 Datasheet i Spec
Producent : Data Delay Devices
Opakowanie : J-LEAD
Pins : 14
Temperatura : Min 0 °C | Max 70 °C
Rozmiar : 64 KB
Zastosowanie : Total delay 50 +/-3 ns,5-TAP, HCMOS-interfaced fixed delay line
DDU66C-50B2 PDF Pobierz