Path:OKDatasheet > Dane Semiconductor > Fairchild Datasheet > 74F112SC
74F112SC spec: Dual JK Negative Edge-Triggered Flip-Flop
Podobne 74F112SC
- 74F1056SCX
- 8-Bit Schottky Barrier Diode Array
- 74F1071MSA
- 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device
- 74F1071MSAX
- 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device
- 74F1071MTC
- 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device
- 74F1071MTCX
- 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device
- 74F1071SC
- 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device
- 74F1071SCX
- 18-Bit Undershoot/Overshoot Clamp and ESD Protection Device
- 74F109PC
- Dual JK# Positive Edge-Triggered Flip-Flop
74F112SC Datasheet i Spec
Producent : Fairchild
Opakowanie : SOIC
Pins : 16
Temperatura : Min 0 °C | Max 0 °C
Rozmiar : 64 KB
Zastosowanie : Dual JK Negative Edge-Triggered Flip-Flop
74F112SC PDF Pobierz