Path:OKDatasheet > Dane Semiconductor > Fairchild Datasheet > CD4027BCM
CD4027BCM spec: Dual J-K Master/Slave Flip-Flop with Set and Reset
Podobne CD4027BCM
- CD4001BCCW
- Quad 2-Input NOR Buffered B Series Gate
- CD4001BCM
- Quad 2-Input NOR Buffered B Series Gate
- CD4001BCMX
- Quad 2-Input NOR Buffered B Series Gate
- CD4001BCN
- Quad 2-Input NOR Buffered B Series Gate
- CD4001BCSJ
- Quad 2-Input NOR Buffered B Series Gate
- CD4001BCSJX
- Quad 2-Input NOR Buffered B Series Gate
- CD4007CM
- Dual Complementary Pair Plus Inverter
- CD4007CN
- Dual Complementary Pair Plus Inverter
CD4027BCM Datasheet i Spec
Producent : Fairchild
Opakowanie : SOIC
Pins : 16
Temperatura : Min 0 °C | Max 0 °C
Rozmiar : 63 KB
Zastosowanie : Dual J-K Master/Slave Flip-Flop with Set and Reset
CD4027BCM PDF Pobierz