Path:OKDatasheet > Dane Semiconductor > Lattice Datasheet > M5LV-128/74-10VI
M5LV-128/74-10VI spec: 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
Podobne M5LV-128/74-10VI
- M5LV-128/104-10VC
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-10VI
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-10YC
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-10YI
- 15ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-12VC
- 12ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-12VI
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-12YI
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-15VI
- 15ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
M5LV-128/74-10VI Datasheet i Spec
Producent : Lattice
Opakowanie : TQFP
Pins : 100
Temperatura : Min -40 °C | Max 85 °C
Rozmiar : 1126 KB
Zastosowanie : 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
M5LV-128/74-10VI PDF Pobierz